

Simulink® Design Verifier™

Release Notes

Summary by Version	1
Version 1.2 (R2008a) Simulink® Design Verifier™ Software	3
Version 1.1 (R2007b) Simulink® Design Verifier™ Software	5
Version 1.0 (R2007a+) Simulink® Design Verifier™ Software	6
Compatibility Summary for Simulink® Design Verifier™ Software	8

Summary by Version

This table provides quick access to what's new in each version. For clarification, see “Using Release Notes” on page 1.

Version (Release)	New Features and Changes	Version Compatibility Considerations	Fixed Bugs and Known Problems	Related Documentation at Web Site
Latest Version V1.2 (R2008a)	Yes Details	No	Bug Reports	Printable Release Notes: PDF Current product documentation
V1.1 (R2007b)	Yes Details	No	Bug Reports	No
V1.0 (R2007a+)	Yes Details	No	Bug Reports	No

Using Release Notes

Use release notes when upgrading to a newer version to learn about:

- New features
- Changes
- Potential impact on your existing files and practices

Review the release notes for other MathWorks™ products required for this product (for example, MATLAB® or Simulink®) for enhancements, bugs, and compatibility considerations that also might impact you.

If you are upgrading from a software version other than the most recent one, review the release notes for all interim versions, not just for the version you are installing. For example, when upgrading from V1.0 to V1.2, review the release notes for V1.1 and V1.2.

What's in the Release Notes

New Features and Changes

- New functionality
- Changes to existing functionality

Version Compatibility Considerations

When a new feature or change introduces a reported incompatibility between versions, the **Compatibility Considerations** subsection explains the impact.

Compatibility issues reported after the product is released appear under Bug Reports at the MathWorks Web site. Bug fixes can sometimes result in incompatibilities, so you should also review the fixed bugs in Bug Reports for any compatibility impact.

Fixed Bugs and Known Problems

The MathWorks offers a user-searchable Bug Reports database so you can view Bug Reports. The development team updates this database at release time and as more information becomes available. This includes provisions for any known workarounds or file replacements. Information is available for bugs existing in or fixed in Release 14SP2 or later. Information is not available for all bugs in earlier releases.

Access Bug Reports using your MathWorks Account.

Version 1.2 (R2008a) Simulink® Design Verifier™ Software

This table summarizes what's new in V1.2 (R2008a):

New Features and Changes	Version Compatibility Considerations	Fixed Bugs and Known Problems	Related Documentation at Web Site
Yes Details below	No	Bug Reports	Printable Release Notes: PDF Current product documentation

New features and changes introduced in this version are

- “Embedded MATLAB™ Subset Support” on page 3
- “Enhanced Support for Stateflow® Truth Tables” on page 3
- “New Simulink® Design Verifier™ Data File Options” on page 3
- “New Test Suite Optimization Setting” on page 4

Embedded MATLAB™ Subset Support

This release provides support for the Embedded MATLAB™ Function block in the Simulink® software and Embedded MATLAB functions in the Stateflow® software. For more information, see “Limitations of Support for the Embedded MATLAB Subset” in the *Simulink® Design Verifier™ User's Guide*.

Enhanced Support for Stateflow® Truth Tables

Previous releases support only the Stateflow Classic truth tables. However, this release introduces support for Embedded MATLAB truth tables in the Stateflow software, which includes support for the Truth Table block. See “Truth Table Functions” in the Stateflow documentation for more information.

New Simulink® Design Verifier™ Data File Options

This release introduces new options on the **Design Verifier > Results** pane of the Configuration Parameters dialog box:

- **Include expected output values** — Simulates the model using the test case signals and includes the output values in the Simulink Design Verifier data file. See “Include expected output values” for more information.
- **Randomize data that does not affect outcome** — Assigns random values instead of zeros to input signals that have no impact on test or proof objectives. See “Randomize data that does not affect outcome” for more information.

New Test Suite Optimization Setting

In this release, the **Test suite optimization** parameter that appears on the **Design Verifier > Test Generation** pane of the Configuration Parameters dialog box includes a new setting: `Large model`. This test generation strategy is tailored to large, complex models that contain nonlinearities and many test objectives. See “Test suite optimization” for more information.

Version 1.1 (R2007b) Simulink® Design Verifier™ Software

This table summarizes what's new in V1.1 (R2007b):

New Features and Changes	Version Compatibility Considerations	Fixed Bugs and Known Problems	Related Documentation at Web Site
Yes Details below	No	Bug Reports	No

Fixed-Point Data Type Support

This release provides support for fixed-point data types. For more information, see “Limitations of Fixed-Point Support” in the *Simulink® Design Verifier™ User's Guide*.

Version 1.0 (R2007a+) Simulink® Design Verifier™ Software

This table summarizes what's new in V1.0 (R2007a+):

New Features and Changes	Version Compatibility Considerations	Fixed Bugs and Known Problems	Related Documentation at Web Site
Yes Details below	No	Bug Reports	No

Version 1.0 of the Simulink® Design Verifier™ software was released in a Web-downloadable form after R2007a.

Introducing the Simulink® Design Verifier™ Software

The Simulink Design Verifier software extends the Simulink® and Stateflow® products with formal methods that help you confirm your models and charts behave correctly. The Simulink Design Verifier software performs a mathematically rigorous analysis of your model to identify all of its possible execution pathways. Subsequently, the software can

- **Generate Tests**

The Simulink Design Verifier software can generate tests that satisfy your model's coverage objectives, including decision coverage, condition coverage, and modified condition/decision coverage (MC/DC). You can even customize the tests that it generates by using Simulink Design Verifier blocks that allow you to specify your own objectives and to constrain signal values. After the software completes its analysis, it produces a test harness model with a Signal Builder block that contains test signals. Simply simulate the test harness model to confirm that the test signals achieve your model's objectives.

- **Prove Properties**

The Simulink Design Verifier software can prove that signals in your model attain particular values or ranges. Use Simulink Design Verifier blocks to specify values and ranges that you desire signals to attain, or to constrain the values of other signals. If the software disproves any of

the values or ranges given the constraints you specify, it produces a test harness model with a Signal Builder block that contains signals comprising counterexamples. Simply simulate the test harness model to confirm that the counterexamples falsify your model's properties.

The Simulink Design Verifier software documents its analysis results in an HTML report. Also, it produces a data file containing the analysis results, which you can postprocess for your own analyses and reports.

In short, the Simulink Design Verifier software gives you confidence in the behavior of your Simulink models and Stateflow charts.

Compatibility Summary for Simulink® Design Verifier™ Software

This table summarizes new features and changes that might cause incompatibilities when you upgrade from an earlier version, or when you use files on multiple versions. Details are provided in the description of the new feature or change.

Version (Release)	New Features and Changes with Version Compatibility Impact
Latest Version V1.2 (R2008a)	None
V1.1 (R2007b)	None
V1.0 (R2007a+)	None